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Abstract-This paper proposes a new single resistance controlled sinusoidal oscillator (SRCO) which employs only one voltage differencing current conveyor (VDCC), two grounded resistors and two grounded capacitors. The presented circuit configuration offers the following advantageous features (i) explicit current-mode output with independent control of condition of oscillation (CO) and frequency of oscillation (FO) (ii) low active and passive sensitivities and (iii) a very good frequency stability. The proposed structure can also be configured as (a) trans-admittance low pass filter and band pass filter and (b) quadrature oscillator. The validity of the proposed SRCO, quadrature oscillator and trans-admittance low pass filter and band pass filter has been verified by PSPICE simulations using TSMC CMOS 0.18μm process model parameters.
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I. INTRODUCTION ecently, attention is being given to single active element/ active building block (ABB) based SRCOs [1] - [12] and in particular explicit current-mode (CM) SRCOs [13] - [18] and the references cited therein. The use of single ABB has the advantageous features like small chip area, low power dissipation and manufacturing cost as compared to two or more ABBs. The CM operation has received much attention over voltage-mode (VM) operation due to its wider bandwidth and high linearity [19] . The usefulness of explict CM SRCO is well defined in [20] . The VDCC provides electronically tunable transconductance gain in addition to transferring both current and voltage in its relevant terminals [21] . The application of VDCC as positive/ negative lossy/ lossless grounded inductance simulation circuits and a floating inductance simulation circuit using single VDCC have been described in [22] - [23] . Therefore, the purpose of this article is to present a new explicit CM SRCO, quadrature oscillator and trans-admittance low pass filter and band pass filter using single VDCC and with bare minimum passive components. The performance of the various modes both in time-domain and frequency-domain has been verified by PSPICE simulation. The paper is organized as follows: Proposed circuit is described in section 2. Section 3 includes non ideal analysis and sensitivity performance of the circuit. Frequency stability of the proposed circuit is presented in section 4. Sections 5 and 6 represent the simulation results and conclusion of the paper.
II. PROPOSED CIRCUIT CONFIGURATION
The symbolic notation of recently proposed six-terminals active building block namely, VDCC is shown in Fig. 1 , where P and N are input terminals and Z, X, W P and W N are output terminals. All terminals of VDCC exhibit high impedance, except the X terminal [22] . The ideal terminal characteristics of VDCC can be defined by the hybrid matrix as given by equation (1) . The proposed configuration is shown in The characteristic equation of the proposed SRCO as shown in Fig. 2 , can be derived using routine circuit analysis as:
Thus, from equation (2), it is clear that the CO and FO are obtained as: With the feedback link broken at node '1' and considering the 'P' terminal of VDCC as the input, the two open loop transfer functions realized by the proposed circuit are given by:
Thus, in this mode, the same configuration can also be used to realize trans-admittance band pass and high pass filters simultaneously. From equations (5) and (6), the natural frequency (ω0) and bandwidth (BW) are given by
Thus, it is seen that and BW are independently tunable. In the third mode of operation, the various current transfer functions obtained from Fig For sinusoidal steady state, Equations (9), (10), (11) and (12) Thus, the phase difference between (I o1 and I o4 ) is 90 0 and between (I o2 and I o4 ), (I o3 and I o4 ) and (I o5 and I o4 ) is -90 0 Hence, the currents (I o1 and I o4 ), (I o2 and I o4), (I o3 and I o4 ) and (I o5 and I o4 ) are in the quadrature form. Thus, in this mode of operation, the circuit works as quadrature oscillator.
III. NON -IDEAL PERFORMANCE AND SENSITIVITY ANALYSIS
Considering the various parasitics of VDCC i.e. the Xterminal impedance consisting of a resistance in series with inductance , the impedance at the W P -terminal consisting of a resistance in parallel with capacitance , the impedance at the W N -terminal consisting of a resistance in parallel with capacitance and the impedance at the Z-terminal consisting of a resistance , the FO and CO for the circuit shown in Fig. 2 are given as: (17) and CO:
The sensitivities of ω 0 with respect to active and passive components are given as: 
Taking C 1 = C 2 = 0.01nF, C p = C n = 0, R z = R p = R n = ∞, R x = 0, L x = 0, R 1 = 3.675kΩ and R 2 = 10kΩ, these sensitivities are found to be (0, -1/2, 0, 0, 0, -1/2, -1/2, 0, 1/2) for equations (19) . Thus, all the passive and active sensitivities of natural frequency ( 0  ) are low.
IV. FREQUENCY STABILITY
Using the definition of the frequency stability factor as given in [4] (where is the normalized frequency and represents the phase of the open-loop transfer function of the oscillator circuit), with and , the of the proposed oscillator is found to be . Therefore, very good frequency stability is obtainable by selecting larger value of n.
V. SIMULATION RESULTS
To verify the theoretical analysis, the proposed circuit was simulated using CMOS VDCC [22] . The passive components were selected as C 1 = C 2 = 0.01nF, R 1 = 3.675kΩ and R 2 = 10kΩ. The transconductance of the VDCC is taken as 277.83µA/V. PSPICE generated output waveforms indicating transient and steady state responses are shown in Fig. 3(a) and  3(b) respectively. These results, thus, confirm the validity of the proposed configuration. Fig. 4 shows the output spectrum, where the frequency of the generated wave is 2.654MHz and the total harmonic distortion (THD) is found to be 1.584%. From Fig. 7 it is clear that the two currents are in quadrature and the measured value of phase shift between two waveforms is . Fig. 8 shows the transient response of output waveform of Fig. 2 to achieve S F = 2. The circuit of Fig 2 has been checked for robustness using Monte-Carlo simulations, the sample result has been shown in Fig. 9 , which confirms that for ±10% variations in the value of R 1 , the value of oscillation frequency remain close to its normal value of 2.654MHz and hence almost unaffected by change in R 1 . The circuit is re-simulated for larger value of n (n = 100) and the transient response is shown in Fig. 10. Fig. 11 shows the variation of frequency of output with respect to resistance R 2 . Fig. 12 represents the variation of S F with n. A comparison with other previously known explicit CM SRCOs using single ABB has been given in Table 1 . These results, thus, confirm the validity of the proposed configuration. 
VI. CONCLUSION
A new SRCO has been proposed using a recently introduced VDCC. The proposed circuit employs four grounded passive components (two grounded resistors and two grounded capacitors) and yet offers independent control of FO through the resistor R 2 and CO through the resistance R 1 , low active and passive sensitivities, realizes two trans-admittance filters (Band Pass and Low Pass) and a very good frequency stability. The performance of the proposed configuration in all three modes has been confirmed by PSPICE simulations. 
